[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[PVS] CFP: Constraints in Formal Verification 2011



Call for papers:

 
CFV'11:  Seventh International Workshop on Constraints in Formal Verification

DoubleTree Hotel, San Jose, California, November 10, 2011

A satellite event of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD). 2011

 

 

Abstract submission deadline:  September 25, 2011
Paper submission deadline:  September 30, 2011

 

Date of workshop: November 10, 2011 (right after ICCAD’11)


Overview
---------------------------------------------
Formal verification is of crucial significance in the development of
hardware and software systems. In the last few years, tremendous
progress was made in both the speed and capacity of constraint
technology. Most notably, SAT solvers have become orders of magnitude
faster and capable of handling problems that are orders of magnitude
bigger, thus enabling the formal verification of more complex computer
systems. As a result, the formal verification of hardware and software
has become a promising area for research and industrial applications.
The main goals of the Constraints in Formal Verification workshop are
to bring together researchers from the CSP/SAT and the formal
verification communities, to describe new applications of constraint
technology to formal verification, to disseminate new challenging
problem instances, and to propose new dedicated algorithms for hard
formal verification problems.
This workshop will be of interest to researchers from both academia
and industry, working on constraints or on formal verification and
interested in the application of constraints to formal verification.


Scope
---------------------------------------------
The scope of the workshop includes topics related to the application
of constraint technology to formal verification, namely:
- application of constraint solvers to hardware verification;
- application of constraint solvers to software verification;
- dedicated solvers for formal verification problems;
- challenging formal verification problems.


Submissions
---------------------------------------------
Submissions should be in the IEEE format and in one of the following types:
- a regular paper of up to 6 pages;
- a short paper of up to 4 pages, describing an industrial experience.
Workshop papers should be submitted electronically in pdf format.
Abstract and paper submissions should be e-mailed to the workshop chair at:
mvelev@gmail.com


Important Dates
---------------------------------------------

- abstract submission deadline:  September 25, 2011
- paper submission deadline:  September 30, 2011
- notification of acceptance:  October 10, 2011
- camera-ready version deadline: October 25, 2011
- workshop date:  November 10, 2011



Invited Speaker
---------------------------------------------
Carl Seger, Intel, U.S.A.




Workshop Chair
---------------------------------------------
Miroslav Velev, Aries Design Automation, U.S.A.




Program Committee
--------------------------------------------

Maciej Ciesielski, University of Massachusetts, U.S.A.

Masahiro Fujita, University of Tokyo, Japan

Alex Groce, Oregon State University, U.S.A.

Daniel Grosse, University of Bremen, Germany

Michael Hsiao, Virginia Tech, U.S.A.

Sumit Jha, University of Central Florida, U.S.A.

Robert Jones, Intel, U.S.A.

Peter-Michael Seidel, AMD, U.S.A.

Andreas Veneris, University of Toronto, Canada

Markus Wedler, University of Kaiserslautern, Germany